Design Tradeoffs for SSD Performance
1. Creating an environment.
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
1. Creating an environment.
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
- Spindle holds platter
- Platters are made of non-magnetic material
- Covered with thin, shallow layer of magnetic material
- Conceptually divided into magnetic domains
- Read-write head magnetizes the region.
Drawbacks of the Hard Drives

- Sign up time: Several seconds and not instantaneous.
- No random access.
- Mechanical reliability.
- Not shock resistive.
- Lower write speed than read.
- Power consumption for high performance HDDs require 12-18 watts.
- High capacity, hence high latency.
Solid State Drive (SSD)

- Why? :- Drawbacks of HDD
- Very high Bandwidth.
- Random I/O.
- Significant savings in power budget.
- Absence of moving parts improves system reliability.
- Very portable, Shock resistive, small in size.
- And many more.
Why still not in market?

- Cost/unit capacity is significantly high.
  e.g. Samsung 128 GB for $300.
- Intellectual property.
- Very little literature is available.
Our discussion

• SSDs available in market are NAND flash based.

• Where NAND flash based memories are used? camera, USB drives, IPods, etc.
Issues of SSD performance

• Data placement: Careful placement of data for load balancing and to effect wear leveling.
• Parallelism: Memory components must coordinate to operate in parallel.
• Write ordering: An important drawback of NAND flash.
• Workload management: Performance is highly workload dependant.
1. Creating an environment.
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
Our Main Focus

• 4 GB Samsung’s K9XXG08UXM series NAND flash part.
• Other Vendors.
• Specifications of single level cell flash (SLC).

Why??  
1. One bit per cell.
2. Costlier as compared to MLC.
3. Faster write speeds
4. Lower power consumption
5. Higher cell endurance
Samsung 4GB Flash Internals
Specifications

• Composed of one or more dies.(chips).
• Two 2GB dies.
• Sharing 8-bit serial I/O bus and common control signals.
• Separate chip enable and ready/busy signals. Hence, one can accept data and other can perform operations.
• Supports interleaved operations. (contin)
Specifications

• Each die contains 8192 blocks, organized among 4 planes.
• Each plane contains 2048 blocks.
• Each block contains 64 pages each of size 4KB.
• Each page has data and 128 byte region for metadata.
• Operation is possible among adjacent planes only. E.g. 0 & 1 and 2 & 3.
## Properties of Flash Memory

<table>
<thead>
<tr>
<th>Action</th>
<th>Time (μs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page read to register</td>
<td>25</td>
</tr>
<tr>
<td>Serial access to register</td>
<td>100</td>
</tr>
<tr>
<td>Write from register</td>
<td>200</td>
</tr>
<tr>
<td>Block erase</td>
<td>1.5 ms</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>2 GB</td>
</tr>
<tr>
<td>Block size</td>
<td>256 KB</td>
</tr>
<tr>
<td>Page size</td>
<td>4KB</td>
</tr>
<tr>
<td>Data register</td>
<td>4KB</td>
</tr>
<tr>
<td>Planes per die</td>
<td>4</td>
</tr>
<tr>
<td>Dies per package</td>
<td>1, 2 or 4</td>
</tr>
<tr>
<td>Program/erase cycles</td>
<td>100 K</td>
</tr>
</tbody>
</table>
Bandwidth and Interleaving

• Serial interface is a primary bottleneck for SSD performance.

• 25μs to move data into the register from NAND cell and 100μs to transfer 4KB page from on-chip register to off chip register.

• It makes bandwidth of 32MB/sec (8000 page reads/second). If interleaving is provided within the die then 40MB/sec (10000 page).

• For write, without interleaving 13MB/sec (3330 pages/sec).
Constraints on Interleaving

• Operations on the same flash plane can’t be interleaved. E.g. copy-back operations. Data can be copied within the same flash plane without interleaving but two such copies can be interleaved among themselves.

• Same package interleaving is best employed for a choreographed set of related operations. E.g. multipage read or write.
1. Creating an environment.
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
SSD Basics

• Our focus: Organization of flash array and the algorithms needed to mapping between logical disk and physical flash address.
BW Imp

Pending & Satisfied requests

Give Commands & Transport of data

Manage request flow and mapping

Data flow is very fast
Logical Block Map

• Logical block address is used for specifying location of blocks of data stored on computer storage device.

• SSD must maintain mapping between LBA & physical flash location.

• LBM is held in volatile memory and reconstructed from stable storage at start time.
Concept of allocation pool

• Pre-allocating a number of memory blocks with the same size called the memory pool.
• Handling a write request, each target logical page is allocated from pre-determined pool.
• Scope of allocation pool: small as flash plane or large as multiple flash packages.
Variables and Constraints

Variables:
- Static map: fixed mapping to allocation pool.
- Dynamic map: lookup key.
- Logical page size: very
- Page span: accessing sections in parallel.

Constraints:
- Load balancing:
- Parallel access:
- Block erasure:
Avoid Following

- Large space is statically mapped: no load balancing.
- Many LBAs mapped to same physical die: no sequential access.
- Small logical page size: affects erasure operation.
Cleaning

New page write $\rightarrow$ previously mapped page location is superseded as data becomes out of date $\rightarrow$ the pages which are not superseded in candidate block must be written elsewhere.

Cleaning efficiency : \[ \frac{\text{Superseded pages}}{\text{Total pages in block cleaning}} \]

Many algorithms. Optimize cleaning efficiency.
• NAND flash has limited number of erasures/block. Hence blocks need to be chosen properly (evenly growth).

• Hence for safer side, SSDs are over provisioned with spare blocks to reduce the demand for cleaning blocks in foreground.

• If active block and cleaning state/plane is maintained, then cleaning operation can be arranged with high probability.
Parallelism and Interconnect Density

• For high BW, handle I/O requests on multiple flash packages in parallel.

• Techniques:
  1. Parallel requests: Each entity can accept separate flow of requests. Drawback of maintaining multiple queues.
  2. Ganging: Gang of flash packages are synchronized. No multiple queues. But rest of the elements will seat idle.
Two choices:

- Data and control line are shared.
- Controller selects the target for each command.
- Less pins.
- BW is not very large.

Shared Bus Gang
• Each package has separate data path to controller.
• Shared control pins.
• Many number of pins.
• Provides high BW.

Shared Control Gang
3. Interleaving: Increase BW.

4. Background cleaning: Idle components are cleaned in background.

The best choice is will be dictated by workload properties.
Persistence

• For recovery: Building LBM, Data Structures.
• Each flash page contains dedicated area for metadata storage, which stores LBA.
• Logical block maps can be hold in phase change RAM or magnetoresistive RAM. But both are very costly.
Industry Trends

NAND flash are broadly divided into three categories:


2. Laptop Disk Replacement:

<table>
<thead>
<tr>
<th></th>
<th>Sequential</th>
<th></th>
<th>Random 4K</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read</td>
<td>Write</td>
<td>Read</td>
<td>Write</td>
</tr>
<tr>
<td>USB</td>
<td>11.7 MB/sec</td>
<td>4.3 MB/sec</td>
<td>150/sec</td>
<td>&lt;20/sec</td>
</tr>
<tr>
<td>MTron</td>
<td>100 MB/sec</td>
<td>80 MB/sec</td>
<td>11K/sec</td>
<td>130/sec</td>
</tr>
<tr>
<td>Zeus</td>
<td>200 MB/sec</td>
<td>100 MB/sec</td>
<td>52K/sec</td>
<td>11K/sec</td>
</tr>
<tr>
<td>FusionIO</td>
<td>700 MB/sec</td>
<td>600 MB/sec</td>
<td>87K/sec</td>
<td>Not avail</td>
</tr>
</tbody>
</table>
1. Creating an environment
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
Thank You.
1. Creating an environment.
2. Background.
3. Basic functionalities and major challenges in implementation.
4. Simulation environment.
5. SSD wear leveling.
6. Related work.
7. Concludes.
Simulator

- Modified version of DiskSim simulator from the CMU parallel data lab.
- Reason: infrastructure for processing trace logs and its extensibility made it a good choice for customization.
- Implemented an SSD module derived from the generic rotating disk module.
What things added?

• An auxiliary level of parallel elements, each with a closed queue – for supporting multiple request queue.
• Added logic for serialization.
• Data structures for representing SSD logical block maps, cleaning state, and wear-leveling state.
• Delay introduced as per the table.
• Supports features such as background cleaning, gang-size, gang organization, interleaving.
Workloads

• Trace: It is simply a logging of a set of data regarding the performance of storage device focusing on I/O requests.

• Workload traces: TPC-C, Exchange, IOzone and Postmark.

• First, examined synthetic workload to characterize baseline behavior.

(continue)
• IOzone and Postmark: std. file system benchmark. Can be simulated on a single SSD.
• TPC-C: instance of the well established benchmark. Trace for this is 30 min trace. warehouses: 16000, RAID controllers: 14, each supporting 28 high speed 36 GB disks. Workload contains twice as many reads and writes (8 KB). Alignment is important.
Simulation Results

• Baseline configuration: SSD with 32GB of flash (4GB * 8). Allocation pools size = flash package. Logical page size and strip size = 4 KB.
• Cleaning is invoked when less than 5% free blocks remain.
• TPC-C requires 6 while Exchange requires 10 attached SSD to above.
Microbenchmarks

<table>
<thead>
<tr>
<th>Microbenchmark</th>
<th>Cleaning</th>
<th>Latency (μs)</th>
<th>IO/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequential read</td>
<td>x</td>
<td>130</td>
<td>61,255</td>
</tr>
<tr>
<td>Random read</td>
<td>x</td>
<td>130</td>
<td>61,255</td>
</tr>
<tr>
<td>Sequential write</td>
<td>x</td>
<td>309</td>
<td>25,898</td>
</tr>
<tr>
<td>Random write</td>
<td>x</td>
<td>309</td>
<td>25,898</td>
</tr>
<tr>
<td>Sequential write</td>
<td>√</td>
<td>327</td>
<td>24,457</td>
</tr>
<tr>
<td>Random write</td>
<td>√</td>
<td>433</td>
<td>18,480</td>
</tr>
</tbody>
</table>

Definition: A benchmark designed to measure the performance of a very small and specific piece of code.
Page Size and Interleaving

- Choice of logical size has substantial effect.
- Example: TPC-C produces an average I/O latency of over 20 ms, when the page size is full block (256KB) and produces an average latency of 200 µs with a page size of 4 KB.
- Different types of interleaving has different performance effects.
(a) Performance Improvement with Interleaving

(b) Average Queue Length
Gang Performance

- Shared Gang Performance:

<table>
<thead>
<tr>
<th></th>
<th>No gang</th>
<th>8 - GANG</th>
<th>16 - GANG</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOST IO LATENCY</td>
<td>237 µs</td>
<td>533 µs</td>
<td>746 µs</td>
</tr>
<tr>
<td>IOPS PER GANG</td>
<td>4425</td>
<td>1087</td>
<td>1340</td>
</tr>
</tbody>
</table>
• Shared control gang:
  
  It can be organized in two ways:

1) Separate allocation and cleaning decisions on each package for opportunistic parallel operation. This is referred to as asynchronous shared control ganging.

2) All packages in a gang in synchrony by utilizing logical page depth equal to gang size. E.g.: 8 wide, page size 32 KB.

Synchronous ganging uniformly underperforms when compared to asynchronous ganging due to page size.
<table>
<thead>
<tr>
<th></th>
<th>No of blocks cleaned / flash</th>
<th>Avg. time (ms)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPC - C (inter plane)</td>
<td>114</td>
<td>9.65</td>
<td>70%</td>
</tr>
<tr>
<td>TPC – C (copy back)</td>
<td>108</td>
<td>5.85</td>
<td>70%</td>
</tr>
<tr>
<td>IOzone</td>
<td>101170</td>
<td>1.5</td>
<td>100%</td>
</tr>
<tr>
<td>Postmark</td>
<td>2693</td>
<td>1.5</td>
<td>100%</td>
</tr>
</tbody>
</table>